ABSTRACT This paper describes a 32-channel digital output module, and the development of the hardware and software design.
and the development of the hardware and software design.
The microprocessor-based design allows versatility in output control in response to CAMAC commands.
The unit may be tailored to different specific applications by modification of the internal applications software.
CAMAC commands, which may be stacked for serial micro-processing, allow outputs to be selectively DC or pulse controlled, and to control other outputs at the start or end of a pulsed output. output pulse width may be pre-defined, or set within a range of values.
Various outputs may be responding to any of the above commands concurrently. outputs to be pulsed (on or off) may be preset with width and trigger options, with execution deferred. Action may be later initiated on a set of channels using a selective pulse command to initiate execution of the preset sequences.
INTRODUCTION
A 32-channel digital output module with some special features has been developed for use in a control environment.
The features, and the reasons for them, are as follows:
1.
2.
3.
4.

5.
The unrt uses an 8751 microprocessor.
The The outputs are arranged in two groups of sixteen, each group being brought out from the module through a 36-pin front panel connector (see Figure  1 ). Figure 2 ). The output pulse width is dependent upon several factors.
These are the basic time unit (TU, equal to n counts of the crystal-controlled microprocessor clock), a default output width (mTU) which is defined by the program in EPROM, and a CAMAC command which may be used to load a count (in the range of 1 to 255) for a specific output channel. As presently implemented, when a count has been loaded for a given channel, it is used to determine the width (count times TU), for the next pulsed output only, for that channel.
If no count has been loaded prior to a pulsed output trigger, the width becomes the default value mTU.
Additional data contained in this command allows setting the pulse polarity (i.e. *on* or 'off') and also either generating the pulse immediately, or deferring the pulse until a later trigger.
The unit may also be used to perform a delayed switch transition, in the following manner: Assume that an 'on-output is commanded to pulse on. At the time of the command there is no change, as the output was already on. Then, at the end of the pulse period, the output would switch off, thereby effecting a delayed output.
An 'off' channel, pulsed off, would effect a delayed turn-on. This allows a sequence of at least 16 commands to be streamed to the module at maximum dataway rates, for execution by the slower microprocessor.
Attempting to overwrite the FIFO will cause a Q response of 0.
The microprocessor is interrupt-driven by a signal generated by the FIFO when a command is ready at the FIFO output.
The microprocessor accepts and completes operation on any given command prior to clearing the FIFO output and rc-enabling the microprocessor interrupt. 2. SLAC IM-135-568-00 (Specifications and Instruction nanual only (a part of the complete documentation)).
----------------------* If the IDOM is used for 120 VAC control, it is suggested that a 16-channel output group be dedicated for this application, and not mixed with low-voltage DC circuits. 
c. F(l)A(O):
Read status data only, X=1, Q=l.
II Rl =l-Jl-C9<+12 volts, II R2 =l= J2-C9<+12 volts, # R3 =I= FIFO input not ready (full), # R4 =l= FIFO data present (waiting for processing).
2.
Write functions:
NOTE: For all write functions described below:
x=1; Q=l if a) the voltage on pin C9 of both output connectors is above +12 volts, and b) the unit command input FIFO has space to accept the present command, and can store that command for action; else Q-0.
a. F(16).A(O):
Write the Wl-16 bits to channels O-15, bit =I-output on, bit -01 output off.
b. F(16).A(l):
As above, to channels 16-31.
c. F(17).A(O):
Write an output time interval to a specified channel.
8 Wl-W5 = channel{/, 0 thru 31, encoded. lI W7 = polarity, 0 = pulse off, then on; 1 -pulse on, then off, II wa = execute, 
4.
Other X and Q responses: X=Q=O for all other codes and conditions.
5.
C, 2, and I: Z.S2 shall clear all registers and outputs.
C and I have no effect on this module.
